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CHAPTER 1 
INTRODUCTION 
Vehicle simulation in the Advanced Digital Systems 
Laboratory (ADSL) began in 1985 with Robert Atac's Thesis "An 
Integrated Flight Simulation System [l]." A visual flight 
simulator based on an analog flight computer and micro­
processors was developed to illustrate the cost advantage-s and 
feasibility of using microcomputers over mainframe computers 
for flight simulation. The project sought and demonstrated an 
effective, low cost, visual flight simulator for flight 
training schools. 
In this thesis, those concepts are expanded by developing 
a vehicle simulator which is based upon a modular, high-speed, 
microprocessor network. Vehicle characteristics are modeled in 
software and distributed on the high speed network. This 
approach has the advantages of allowing the use of the 
simulator for training students in different vehicles and the 
use of the simulator for testing the handling response of new 
vehicle designs. The system can simulate any vehicle by 
providing visual, aural and tactile cues to the user. 
Features of the simulator include: modular processor 
design; high speed parallel network; multiprocessing and 
pipelining to generate real-time, three-dimensional graphics; 
sound simulation; vehicle control interface; flight control 
2 
interface; electronic flight instrumentation system and an 
instructor interface. 
A goal of this thesis is to make the simulator an 
educational tool for students in ADSL. The network structure 
was designed to allow hardware expansion without disturbing the 
rest of the system. Operating systems developed and installed 
in each processing card allow students to download their own 
software, debug it and test its performance in the simulator. 
It is believed, by the author, that this project can be useful 
as a test bed for hardware and software improvements by 
students interested in vehicle simulation. 
With advances in VLSI technologies, computer architec­
ures, display technologies and software algorithms, cost­
effective and realistic simulation systems are now becoming 
affordable. Further performance improvements and cost 
reductions may lead to an explosive growth in the development 
and use of vehicle simulation, similar to that of personal 
computers during the 1980's. The future for vehicle simulation 
is very bright. 
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C!IAPTKR 2 
SIMULATOR OVERVIEW 
2.1 Simulator Block Diagram 
The vehicle simulator is composed of seven computer boards 
and a storage board connected together to form a high-speed 
parallel network. Each processor perform3 a specific function 
for vehicle simulation and it is optimized for its task. As 
shown in a simulator block diagram in Figure 2.1, the function3 
are divided into a vehicle position computer, flight position 
computer, scene computer, graphics computer, electronic flight 
instrumentation system (EFIS) computer 1 sound imaging computer, 
instructor's computer and a network storage board for holding 
global vehicle and computer data. 
2.2 Vehicle Position Computer 
The vehicle position computer is responsible for modeling 
vehicle handling and motion characteristics. Control inputs, 
such as yoke and throttle, are digitized and sent to the 
position processor, along with data on the surrounding 
environment and the past state of the vehicle. Software on the 
vehicle position computer calculates the next state of the 
simulation vehicle. The new position, attitude and status 
information is sent to network storage where the other 
RA'!il"EI\ SLJ.ij 
£(ENE 
OISPL}i'f 
T 
FRAM£ 
auF..-.e:P.. 
T 
lollAPHKS 
Vf(.TOII. 
llll.I'ltR "'" 
T DU�U'f T 
V'iHlC:U -'"' 611.APMt.1;$ VfCTOII 
(O,;TII.OlS fLtYHT COMPUTEII Gtmll.Hol\ S.9£Alc:£1U I Tl.11.l'IO.t.� $ll<UU'IO<i ... 
1 I I I I 
V'el!HLE pos1no11 !i�£Wf "'' SOUND INSTl<\lC.Toij'� N.iTWDII� 
COMPll'f[I\ CO"'PIITt� C.Ol'IP, • .-rtll. C.a.,PIIT� Ilt,..l,foTll.G, {.ll"IPUTTI\ S,TOU.C.i, c.oi.,Pl.lnP.. 
J I j r .1 l 
HIGH- SPEED PARALLEL NETWORK (MULTIBUS) 
UNIVERSITY OF llUNOIS 
AOVANCED DIGITAL SYSTEMS LAB 
S"tl<IUL,.TOR &\.OC.11; Ot,,,!.AAl'I 
. 6/J.r 'ii� 
D•Aw• 01 
... t. ,,. •• " No. l!.8:l"I"lf"""'oOWi � 
... ..., 
Figure 2.1: Simulator block diagram 
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computers on the network can access it. The position compute,r 
also generates values for driving the instrument display panel. 
2.3 Flight Position Computer 
The flight position computer integrates an analog training 
computer (ATC) into the vehicle simulator network. Instead of 
determining the next state of an airplane digitally, as done in 
the vehicle position computer, the ATC calculates the next 
state in analog using op-amps and de motors. Pitch, bank, 
heading, altitude and airspeed are determined by the ATC, while 
the absolute position of the aircraft is determined in software 
by the flight position computer. Attitude data, from the ATC, 
is scaled by the flight position computer and is stored along 
with the position of the aircraft into network storage. 
2.4 Scene Computer 
The scene computer creates a picture of the three­
dimensional environment in which the vehicle moves through. A 
database, containing the descriptions of the objects in the 
environment, is transformed into a two-dimensional picture 
depicting a view from the vehicle. Position and attitude of 
the vehicle are needed for the transformation process, and they 
are obtained from network storage. Two-dimensional vectors 
that describe the transformed database are generated and sent 
to a graphics computer for display processing. 
6 
2.5 Graphica Computer 
The graphics computer receives two-dimensional vectors 
from the scene computer 1 representing the lines that create a 
scene from the perspective of the vehicle. The computer 
calculates all of the points that lie along each line in the 
frame buffer. Two frame buffers are used and they can be 
switched from display mode to drawing mode. At any given time 
one buffer is connected to the video display circuitry, 
generating a picture, while the other buffer is being drawn on 
by the graphics computer. When the drawing process is complete 
the graphics computer switches the order of the buffers, 
updating the scene,. 
2.6 EFIS Computer 
The electronic flight instrumentation system computer 
processes flight information into a special display pattern. 
Instead of having to scan a cluttered instrument panel for 
flight information, the pilot can look at EFIS and see a 
montage of the flight instruments projected onto one screen. 
2.7 Sound Imaging Computer 
The sound imaging computer was developed to aurally 
enhance the simulation of the vehicle. In the case of airplane 
7 
simulation, the computer generates wind and propeller noise 
Correlated to the flight data in network storage. 
2.8 Instructor's Computer 
The instructor's computer allows a training instructor to 
monitor the student's performance, and it allows the instructor 
to set up special training scenarios, such as emergency 
landings, stalls or inverted flight. 
2.9 Computer Network 
The network couples- -all of the computers together through 
the ne-twork bus and storage board. The vehicle position 
computer, flight computer and instructor's computer place 
vehicle position, attitude and status data into network 
storage. The scene computer, EFIS computer, sound imaging 
computer and instructor's computer read the flight data from 
network storage. All of the processors operate asynchronously 
on the network, allowing each processor to run independently. 
8 
CHAPTER 3 
PROCESSOR DESIGN 
3.1 Design Considerations 
Processing cards developed for the vehicle simulator 
followed a common design. Advantages of such an approach are 
manifold. The network becomes uniform, enhancing modularity 
and expandability. Processor design, construction and 
debugging is simpler, easie� and faster. Operating systems 
developed for one processing card will work on all cards. 
Furthermore, a common processor design has redundancy. A 
hardware failure on a critical processor need not shut down the 
network. Another processing card, performing a noncritical 
function, can be substituted for the defective card. However, 
it should be noted that the processing cards are not all 
identical. The basic architecture is the same; differences lie 
in the type of ports used and the amount of memory installed. 
Therefore, some processors cannot be substituted for others. 
3.2 Hardware Description 
The hardware description is divided into the following 
sections: MC68000 microprocessor, address decode, data transfer 
acknowledge, interrupt encoding, bus error detection, memory, 
serial ports, parallel port one, parallel port two, sound port, 
9 
frame buffer port, integer multiplier and network interface. 
The schematics for each section are located in Appendix A.2. 
3.2.1 MC68000 microprocessor 
The Motorola MC68000 microprocessor, shown in Appendix 
A. 2, is fast,_ powerful and inexpensive. It features a 16-bit 
external and 32-bit internal data path, eight 32-bit data and 
eight 32-bit address registers, 16 megabyte direct addressing 
range, 56 instruction types, operations on five main data 
types, memory mapped I/0 and 14 addressing modes. Detailed 
information of the MC66000 microprocessor is available in the 
Motorola Microprocessor Data Manual [2]. 
3.2.2 Address decode 
The sixteen megabyte address space of the MC68000 micro­
processor is divided in half. Only the lower half is used, and 
it is subdivided into one megabyte sections by a decoder, shown 
in Appendix A.2. All of the processors share a common memory 
map shown in Figure 3.1. The amount of memory address usage 
depends upon the size of random access memory (RAM) and 
erasable programmable read only memory (EPROM) used in the 
application for which the processor card was designed. A 
detailed memory map for each processing card is included with 
the schematics for each board in Appendix A. 
Although using a single line decoder for address decoding 
10 
is wasteful with memory allocation, it does simplify the 
hardware design and saves board space. A better technique 
would use programmable array logic (PAL) to directly decode the 
Address 
0-1 Mbyte
1-2 Mbyte
2-3 Mbyte
3-4 Mbyte
4-5 Mbyte
5-6 Mbyte
6-7 Mbyte
7-8 Mbyte
Figure 3.1: 
Function 
EPROM 
RAM 
Serial 1/0 
Network I/0 
Network lock 
16-bit parallel I/0
16-bit parallel 1/0
(or sound port)
16x16-bit multiplier
Processor memory map 
necessary enable lines. Unfortunately, during the design and 
construction of the processor cards, the laboratory did not 
support PAL devices. 
Another function of the address decoding circuit is to 
change the interrupt handling sequence of the MG68000 micro-
processor. Normally, when an interrupt occurs the interrupting 
device will place its interrupt level on the data bus during 
the interrupt acknowledge cycle. This sequence is known as a 
vectored interrupt and has the advantage of supporting a large 
number of interrupting devices. The disadvantage of this 
approach is that the interrupting device must place its 
interrupt vector pointer on the data bus, which means that 
simple devices without this capability cannot be used to 
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generate an interrupt. Therefore, the processor cards were 
designed to use autovectoring, which is the other mode of 
interrupt servicing supported by the MC68000. In this 
approach, the interrupt level received at the processor serves 
as a pointer into the interrupt vector table. Vectors in th,at 
table point to the subroutine written to service the interrupt. 
To switch to autovectoring, the valid peripheral address (VPA) 
input to the MC68000 must be held low during an interrupt 
acknowledge. 
The address decoding circuit also contains logic to put 
the MC68000 microprocessor into an MCSBOO emulation mode 
allowing MC6800 devices to be used on the bus. The emulation 
mode is activated by pulling VPA low whenever an MCSBOO device 
is accessed. As an enabling condition for the MC6800 devices, 
the MCSBOOO signifies MC6800 emulation mode by pulling its 
valid memory address (VMA) line low. At the end of a MCSBOO 
cycle the MC68000 will switch back to its normal mode and 
release VMA. 
3.2.3 Data transfer acknowledge 
All MC68000 I/0, with the exception of the MC6800 
emulation mode, must terminate with a data transfer acknowledge 
(DTACK). Each I/0 device (memory is considered an I/0 device) 
asserts an active low signal at the end of its data 
transaction. However, RAM and EPROM devices have no external 
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DTACK signal; therefore, a DTACK generation circuit, shown in 
Appendix A.2, is used to create a DTACK for them. The DTACK 
signals of all I/0 devices are combined and fed back to the 
MC68000. 
3.2.4 Bus error recognition 
Bus error recognition and recovery are important features 
in the proce�sor cards ) because bus errors halt program 
execution. Fortunately, the MC68000 microprocessor has a 
useful bus error recovery feature. The microprocessor, upon 
receiving a bus error signal (BERR) from the bus error 
recognition circuit, accesses the exception table for a bus 
error vector and begins to execute code at the vector address. 
It is the programmers responsibility to write software to 
recover from the bus error state. Typically, the error 
condition is written to the terminal for the user to identify 
the problem and then, under software control, a hardware reset 
is done. The program can then be restarted or continued from 
the point of previous failure. 
There are two general types of bus errors that will halt 
program execution. The first is a hardware failure of an I/0 
port, where the port does not terminate the data transfer cycle 
with a DTACK signal. In this case, the processor inserts wait 
state_s indefinitely, because it never received a DTACK signal. 
The second type of bus error is caused by a software addressing 
13 
failure. A software bug causes the processor to access a port 
which does not exist. As with the first case, the processor 
inserts wait states indefinitely, beca�se DTACK was not 
asserted. 
To detect when the processor is waiting too long for a 
DTACK signal, a bus error circuit was installed. The circuit, 
shown in Appendix A.2, counts processor cycles whenever the bus 
is inactive (wait states). If a predetermined number of 
processor cycles have passed, then a bus error signal is 
generated and sent to the MC68000 microprocessor bus error 
input. The bus inactive cycle count is adjustable from 10 to 
160 processor cycles and can easily be expanded, using the 
existing hardware, up to 2560 cycles. The choice on how many 
cycles to count depends on the speed of the processor's ports 
and the application for which the processor is being used. 
3.2.5 Interrupt acknowledge 
The MCSBOOO microprocessor supports seven levels of 
priority interrupt. Level seven is the highest level and 
unmaskable, levels six throUgh one are maskable and level zero 
is the noninterrupt state. On the processing cards, four 
levels of interrupt have been installed and are shown in 
Appendix A.2. From highest to lowest, the interrupt level 
assignment was the timer from the M68230, parallel port one, 
serial port two and serial port one. The interrupt signals 
14 
were priority encoded and synchronized by delay flip-flops. 
Synchronization prevents static hazards, caused by asynchronous 
interrupts, from generating a false interrupt level at the 
processor. 
3.2.6 Memory 
RAM consisted of either two 32 k by 8-bit or two 8 k by 
8-bit static memory chips. Therefore, the processing card 
contains 64 k or 16 k bytes of RAM. With 120-nanosecond RAM 
access speed, the MC68000 runs in a zero wait state mode. RAM 
chip enable is generated by the address decoder and the 
assertion of upper or lower data strobes (ODS, LDS). 
All of the processing cards use two 27128 EPROM chips 
yielding a total of 32 k bytes of ROM. Chip access speed is 
150 nanoseconds which allows, as with RAM, zero wait state 
processor operation. EPROM chip select is generated by the 
address decoder, and chip output enable is generated by the UDS
and LDS lines. 
3.2.7 Serial ports 
Two MC6850 asynchronous communication interfacing adapter 
integrated circuits (ACIA) were used to convert 8-bit parallel 
data into serial data for external communication. Port one is 
assigned as a terminal port for processor control and port two 
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is dedicated for file download from a host computer system. 
Both ports are RS-232C, null-modem compatible, and offer 
baud-rate selection of 1200, 2400, 4800, and 9600 baud. The 
ACIA chips have been initialized, in software, for 8 bits of 
data transfer, no parity, one stop bit and full duplex 
operation. 
Baud-rate generation is accomplished with a counting 
circuit that divides the system clock down to the ACIA driving 
frequencies, which must be 16 times the desired baud rate. A 
dip switch allows the user to select different baud rates for 
each serial chip. However, the normal data transfer rate used 
for terminal communication and file downloading was 9600 baud. 
To convert the TTL output and input levels of the ACIA chips to 
the RS-2320 voltage levels, 1488 and 1489 level shifters were 
used. Both ports are memory mapped as listed in Figure 3.2. 
Serial port 
1 
2 
Data R/W 
$200000 
$200001 
Status 
$200002 
$200001 
Figure 3.2: Serial port memory map 
3.2.8 Parallel port one 
Parallel port one is a 16-bit, bidirectional port 
utilizing a Motorola MC68230 parallel interface/timer (PIT). 
ThA MC68230 contains a programmable 24-bit timer, a 
16 
programmable bidirectional, 16-bit port with four programmable 
handshaking lines and the MC68230 supports direct memory 
accessing (DMA) devices. Interrupts may be generated from the 
timer or the parallel port and can be programmed to occur on 
specific port events. 
The vehicle position computer, scene computer, graphics 
computer and ihstructor computer have port one installed. The 
vehicle position computer uses the port for an interface to the 
vehicle control hardware. The scene computer outputs 16-bit 
vectors through an MC68230 to another MC68230 on the graphics 
computer. The instructor terminal uses the programmable timer 
for a real time clock. Detailed information about the MC68230 
is available in the Motorola Microprocessor Data Manual [2]. 
The memory map for port one is listed in Figure 3.3. 
Register 
Port general control register 
Port A control register 
Port B control register 
Port A data direction register 
Port B data direction register 
Port A data register 
Port B data register 
Port status register 
Timer control register 
Timer interrupt vector register 
Counter preload register high 
Counter preload register middle 
Counter preload register low 
Counter register high 
Counter register middle 
Counter register low 
Timer status register 
Address 
$500001 
$500000 
$50000F 
$500005 
$500007 
$500011 
$500013 
$50001B 
$500021 
$500023 
$500027 
$500029 
$50002B 
$50002F 
$500031 
$500033 
$500035 
Figure 3.3: Parallel port one memory map 
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3.2.9 Parallel port two 
Parallel port two, shown in Appendix A.2, is another 16-
bit bidirectional port for data I/0. Port two differs from 
port one in that it is much simpler; it can only transfer data 
coordinated through handshaking. The port is used for 
communication between the flight position computer and the 
analog flight simulator and is used for communication between 
the EFIS computer and the vector generator. 
Data register 
Read 
Write 
Status 
Address 
$600004 
$600000 
$600002 
Figure 3.4: Parallel port two memory map 
Data is transferred through tristate latches that are 
memory mapped as shown in Figure 3.4. Two 8-bit latches are 
used for input and two for output. Four handshaking lines 
control latching and chip output enable: output buffer full 
(OBF), write acknowledge {WACK), read strobe (RSTB) and read 
acknowledge (RACK). The data output port is latched on a write 
from the MC68000. The data input port is latched by an 
external write strobe. Output enabling occurs on the data 
input port by a read from the MC68000. The data output is 
18 
enabled externally by the WACK line. Port status is available 
to the processor by a read from a status transceiver. Status 
bit assignment is shown in Figure 3.5. 
Data status bit assignment Full Empty 
DO 
Dl 
Input buffer 
Output buffer 
1 
0 
Figure 3.5: Status bit assignment 
3.2.10 Sound port 
0 
1 
Two 6581 sound imaging devices (SID), designed by MOS 
Technologies, were used for generating sound cues to enhance 
the simulation environment. Each chip contained three 
programmable voices and a programmable filter. Detailed 
information on the SID integrated circuit and its 29 control 
registers is available in the Commodore 64 Programmer's 
Reference Guide [3]. The SID chips are MC6800 bus compatible 
allowing direct connection to the processor bus. A byte write 
or read to one of the 29 control registers is possible when the 
MC68000 is in MCSBOO emulation mode and when the SID is enabled 
through address decoding. 
The audio output of the SID is buffered by a transistor 
configured as an emitter follower and then sent to a volume 
19 
c.ontrol potentiometer. A LM317 linear amplifier provides up to 
3.5 watts of audio power to drive the output speaker. 
3.2.11 Frame bui'fer port 
The frame buffer controlling card maps the graphics 
processor address space into the frame buffer and control 
register address space. The frame buffer port provides 
buffering for the address and data lines of the graphics 
processor. Two 8-bit transceivers buffer data lines and three 
8-bit line drivers buffer address lines.
3.2.12 Integer multiplier 
Software installed on several of the processors involved a 
large number of integer multiplications. The MC68000 micro­
processor is capable of 16-bit integer multiplications, but it 
is rather slow. To speed up multiplications an AMD 291516 (4) 
16-bit integer multiplier was installed. 
Performance analysis reveals that the AMD multiplier, 
running in an uncloaked mode, can complete a multiplication in 
55 nanoseconds. With a microprocessor cycle time of 125 nano­
seconds, a 16-bit multiplication will be finished before the 
MC68000 begins execution of its next instruction. Therefore, 
multiplications can be done through the AMD multiplier without 
inserting processor wait states. Using the multiplier will 
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require two data write cycles and two data read cycles, 
requiring a total of 16 clock cycles. In contrast, a 16-bit 
multiplication using the MC68000 MUL instruction consumes 70 
clock cycles. Therefore, the AMD multiplier improves 
multiplication performance by 400 percent. 
Register access of the multiplier is determined by 
decoding the lower three address lines when the multiplier has 
been enabled. The memory map for the AMD multiplier registers 
is shown in Figure 3.6. 
Register 
Load X 
Load Y 
Read LSW 
Read MSW 
Address 
$700000 
$700002 
$700004 
$700006 
Figure 3.6: Integer multiplier register memory map 
3.2.13 Network interface 
An expanded Intel Multibus [5] card cage is used for a 
high-speed parallel network, allowing processors to share 
vehicle position 1 attitude and status information with each 
other through a common storage card. The network interface has 
three functions: resolving Multibus mastership, locking the bus 
for data packet transfers and buffering address and data lines. 
21 
Bus mastership is determined by a mastership resolution 
circuit, shown in Appendix A.2, and an external parallel 
priority resolution circuit shown in Appendix A.10. Bus 
locking is part of the mastership resolution circuit and bus 
buffering is accomplished with transceivers and line drivers. 
A mastership resolution circuit is contained on each 
processor card. The heart of the resolution circuit is a 
master-slave flip-flop. Setting the flip-flop indicates that 
the processor has bus mastership. The flip-flop will be set if 
the following conditions have been met: the bus has been 
requested (BREQ), the processor has been granted priority 
(BPRN) and the bus was not busy (BUSY). Once mastership has 
been obtained, logic activates the busy line, preventing other 
processors from accessing the bus. Mastership will be given up 
when both the BREQ and BPRN is removed by the microprocessor 
and the priority encoder, respectively. 
The external priority resolution circuit is located on the 
Network Storage board and it generates BPRN. Sixteen bus 
request lines are priority encoded and then decoded. Only one 
of the sixteen decoded lines can be active at a time and that 
line is the BPRN with the highest priority of all the bus 
requests. Synchronizing arbitration logic with a bus 
synchronization clock located on the network storage board 
prevents static hazards from causing dual mastership errors. 
To facilitate packet data transfers, a bus locking feature 
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was installed. Transferring data in packet groups on the 
network is faster than a single access to the bus. The reason 
is that bus resolution needs to be done only once for a packet, 
instead of being resolved for each single data transfer. For 
example, a packet containing 20 words would reduce the 
mastership requests by 19. To lock the bus, the BREQ line is 
latched by a delay flip-flop. As long as the BREQ is active 
the processor will not release the bus. Writing a 1 to the 
delay flip-flop locks the network, or writing a O unlocks the 
network. 
Software running on the processing card must insure that 
the network is unlocked after a data packet transfer, or else 
the other processors will be locked off of the network. The 
lock control is memory mapped, as shown in Figure 3.7. 
Network lock address 
Lock 
Unlock 
$400001 
Write 
Write 
$Xl 
$XO 
Figure 3.7: Multibus lock register control assignments 
3.3 Operating System 
ALBATROSS (ADSL's Little Bitty And Tiny Reusable Oper-
ating System Subset) is a simple operating system developed at 
ADSL for the vehicle simulator's processing cards [6]. 
ALBATROSS contains a full-featured debugging monitor, file 
download and program execution options. System errors such as 
bus error, illegal addressing and divide by zero are displayed 
to the user through the processor terminal (serial port one). 
Online help is available by pressing the H key. 
File downloads from a host computer must be in a Motorola 
S-record format and they must execute at $100000. Connection 
from the host computer to the processing board is made through 
serial port two. S-record checksum error testing is included 
for file transfer confidence. Detailed informatiQn about 
ALBATROSS is available in the program listing at ADSL [7]. 
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CHAPTER 4 
VEHICLE POSITION COMPUTER 
4.1 Design Considerations 
The vehicle position computer interactively models motion 
and response characteristics of different vehicles. Control 
inputs, such as steering and throttle, are digitized and given 
to the processor. Position software generates the next 
position of the vehicle on the basis of those inputs, past 
state of the vehicle and environment data. Then it stores the 
new vehicle position into network storage, giving all 
processors access to the vehicle position, attitude and status 
data. 
Software also generates values to the vehicle control 
panel for operator control feedback and instrument display, 
For example, digital-to-analog conv'ersions drive voltage 
controlled gauges to indicate vehicle status. The type of 
gauges used depends on the vehicle being simulated. A car 
would have a speedometer, a tachometer and a fuel gauge. An 
airpl;;ine would have an artificial horizon., a bank indicator, 
an altimeter, an airspeed indicator and many other gauges. 
4.2 Hardware Description 
The position computer design followed the common processor 
----· -- -
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designed as described in Chapter 3. The card was configured 
with the features listed in Figure 4.1, and its schematics are 
shown in Appendix A.3. 
The only discrepancy in the modular design of the 
processing card was that of the 8-bit AID converters. The SID 
integrated circuits, used in the sound imaging computer, also 
MC68000 microprocessor 
64 kbytes of RAM 
32 kbytes of EPROM 
Two serial ports 
16-bit integer multiplier
16-bit parallel port
Four 8-bit A/D converters
Network interface
ALBATROSS operating system
Figure 4.1: Vehicle position computer features 
contain two 8-bit AID converters. Two of the SID chips were 
installed giving the vehicle positioning computer four A/D 
converters. The memory map for the A/D converters is listed in 
Figure 4.2 
AID converter Address 
1 $600033 
$600035 
$600073 
$600075 
Figure 4.2: A/D converter memory map 
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4.3 Software Description 
It is in this area where a vehicle is created for 
simulation. With the proper equations of motion, modeling any 
vehicle is possible. So far, the equations for simulating an 
aircraft have been developed. Control values to the processor 
corresponding to aileron, elevator and throttle are generated 
through potentiometers. Their digitized values are obtained by 
reading the X-Y pot registers of the SID chip. Elevator and 
aileron control differences from the neutral position are 
integrated in software and influence pitch and bank respect­
ively. The throttle control is scaled directly into engine 
power. 
Altitude changes are made by integrating the pitch value 
(the second integral of the pitch control) and by adding scaled 
airspeed and power components. However, pitch is also affected 
by the current airspeed and power settings. Therefore, scaled 
airspeed and power constants are added to the pitch. The 
equations become iterative in naturej a change in one component 
affects all components. 
Heading is determined in much the same way as the altitude 
was determined. Bank deviation from neutral is integrated and 
added to the past heading value. The rate of heading change is 
also influenced by airspeed. Ironically, the faster an 
airplane is traveling, the slower is its ability to change its 
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heading, because the plane turns in a wider arc. Therefore, 
heading rate of change is inversely proportional to airspeed. 
Changes in the power setting also affect the bank, since engine 
torque rotates the aircraft. Power changes are integrated and 
added to the current bank. Again, the equations become 
iterative in nature. 
Airspeed is determined by scaling the engine power setting 
and by integrating the previously determined pitch value. High 
angles of positive attack (pitch) create higher drag, which 
slows the airplane. Low angles of attack lower the drag, thus 
increasing the airspeed. 
Aircraft position is determined after calculating 
airspeed, heading and pitch values. A three-dimensional polar 
vector created by these components describes the three-space 
velocity vectors of the aircraft. Projecting the vector on the 
X-Z plane surface and then separating the projected vector into 
X and Z components yields the velocities in the X and Z 
directions. Distance flown, since the last iteration, is the 
velocity multiplied by time. Adding the distance traveled to 
the last known position of the airplane gives the new position 
in terms of X and Z absolute components. The Y position is 
directly scaled from the altitude. 
After an iteration process is done, the new position and 
attitude parameters are sent to network storage, From there, 
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the other processors will have access to the updated vehicle 
data. Details are available in the program listing at ADSL 
[7]. 
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CHAPTER 5 
FLIGHT POSITION COMPUTER 
5.1 Design Considerations 
The flight position computer was designed to support the 
ATC-510 analog flight computer used in ADSL's first flight 
Simulator[l]. A scene computer, in that simulator, scanned the 
digitized position and attitude outputs of the analog flight 
computer and processed them into absolute position and attitude 
coordinates. Graphics software, also running on the scene 
computer i used those parameters to create a scene relative to 
the pilot's point of view. However, there were two problems 
with this approach. The first was that graphics software had 
to wait until the ATC flight gauges were digitized and 
converted into aircraft attitude and position parameters. This 
is a time-consuming process that degraded the scene generation 
performance of the simulator. The second prcblem was that the 
simulator could model only one type of aircraft, because the 
flight characteristics were generated in .analog hardware inside 
the ATC-510. The simulator was a visual extension of the 
analog flight computer. 
In contrast, the present vehicle simulator has the 
position and scene computations pipelined into separate 
computers. The result is that the graphics software runs 
faster because it is running concurrently with vehicle 
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positioning software. In addition, the vehicle position 
software can model any vehicle or aircraft. 
One might wonder why an analog flight simulator would be 
used on this system when the digital vehicle simulator could be 
programmed to replace it. The reason is twofold. The ATC-510 
has very reallstic flight controls and flight instruments; its 
physical appearance enhances the simulation environment. The 
second reason is that having another flight computer on the 
network, even if it is an analog computer, completes the 
hardware support for two-vehicle interactive training. 
Formation flying, dog fights, in-flight refueling operations or 
any other training situation involving another airplane or 
another vehicle would become possible. 
To interface the ATC-510 into the network, a flight 
positioning computer was built. The computer scans the analog 
simulator and develops absolute position, bank, heading and 
location information as well as determining the airspeed and 
engine RPM. The flight position computer then sends that data 
into the network storage board. 
5.2 Hardware Description 
The flight position computer followed the same processor 
design as the other computers, but required fewer components. 
Its features are listed in Figure 5.1 1 and the schematics are 
·-·---------
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shown in Appendix A.4. 
A 16-bit, bidirectional parallel port, explained in the 
processor hardware description Section 3.2.9, provided the 
communication link between the position computer and the ATC-
510 analog flight computer. Digitized outputs of the flight 
instruments were accessed by writing the instrument's tag 
number, shown in Figure 5.2, to the port. Handshaking starts 
MC68000 microprocessor 
16 kbytes of RAM 
32 kbytes of EPROM 
Two serial ports 
16-bit parallel port
Network interface
ALBATROSS operating system
Figure 5.1: Flight position computer features 
the ATC digitization process. The tag number address controls 
a multiplexer which channels the desired flight instrument in 
to the analog to digital converter. At the end of the 
conversion, the result is latched and available for the flight 
position computer. 
5.3 Software Description 
The flight positioning program scans the analog flight 
simulator and places the aircraft's absolute pitch, bank, 
heading, X-Y-Z position, airspeed and engine RPM data into the 
network storage card. 
·----- ---
32 
Flight instrument 
Pitch 
Bank 
Heading #1 
Heading #2 
Altitude 
Airspeed 
Engine RPM 
Time stamp 
Tag 
0 
1 
2 
3 
4 
5 
6 
8 
Figure 5.2: Flight instrument tag mapping 
Two sets of EPROMS have been created. One set has the 
operating system running on power up 1 giving the user the 
choice of downloading and debugging new positioning software or 
executing a positioning program also stored in the EPROM. The 
other set of EPROMs contains the position software only. On 
power up the position computer executes the positioning 
program. This EPROM set is convenient for demonstration 
purposes, because the positioning software does not have to be 
activated through the terminal interface. Instead, the 
positioning software will be running when the simulator is 
turned on. 
The program begins by scanning the relative attitude 
parameters from the analog flight computer and computing the 
absolute attitude position. Pitch and bank readings, of the 
ATC-510 are converted into degrees from -180 to +180. Zero is 
the level position. Heading is determined by converting 
Heading Jl and #2 outputs into degrees from Oto 360, where 
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zero degrees is north, 90 degrees.is East, 180 degrees is South 
and 270 degrees is West. 
Absolute position coordinates are calculated using the 
pitch, bank and heading components previously computed and the 
time stamp 1 relative altitude and relative airspeed from the 
ATC-510. The altitude readback of the ATC-510 is scaled and 
encoded as the Y coordinate from Oto 10,000 feet. Calculation 
of the X and Z coordinates is more complex. It requires a 
three-dimensional polar-to-rectangular conversion of the 
aircraft's velocity vector and the calculation of elapsed time, 
in order to determine distance traveled in the X and Z 
directions. The change in distance is added to the old 
absolute X and Z coordinates, creating a new absolute X and Z 
position. 
The final task of the flight position program is to store 
the absolute flight parameters into network storage. These 
parameters are then available to any computer on the network. 
The flight parameter memory map is listed in Figure 5.3 and 
details on the vehicle positioning software are available at 
ADSL [7]. 
Flight parameter 
Pitch 
Bank 
Heading 
ATC_X 
ATC_Y 
ATC_Z 
Airspeed 
Time 
Delta time 
Engine RPH 
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Address 
$302000 
$302002 
$302004 
$302006 
$302008 
$30200A 
$30200C 
$30200E 
$302010 
$302012 
Figure 5.3: Flight data memory map 
6.1 Design Considerations 
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CHAPTER 6 
SCENE COMPUTER 
The challenge with simulator graphics is in modeling 
three-dimensional objects and drawing them, from the pilots 
point of view, onto a flat surface. There are elaborate 
techniques, such as ray-tracing and fractal geometry, that 
create very realistic computer pictures [8]. However, these 
techniques are too slow for simulation use. The graphics 
software in a simulator must operate in real time. Ideally, 
thirty new scenes or more per second must be drawn in order to 
give the pilot the feeling of contiguous flight. Slow frame 
rates cause the pilot to over control the vehicle. To the 
pilot it seems that the vehicle is responding too slowly, when, 
in fact, the vehicle is responding normally. 
Modeling object5 a5 polygons made of line segments is a 
much faster drawing technique. When objects have their surface 
features described by a polygon of three-dimensional line 
vectors, object translation 1 rotation and scaling become vector 
operations. Hardware can be employed utilizing parallel 
processing to speed up draw rates. Solid objects are created 
by filling in enclosed polygons. Shading is added by noting 
the orientation of the polygon surface toward light sources. 
The more the polygon surface faces into the light source the 
�-- - -- -- - --- ----------------- - ------ - - --
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brighter its color. 
To define an object, a three-dimensional coordinate system 
is used. The end points of the vectors outlining the shape 
and location of the object are recorded. Data about the color 
of the object and which vectors belong to it are recorded as 
well. 
After an object database has been created, graphics 
software manipulates the vectors to generate a picture. The 
first step is to determine the location and attitude of the­
pilot's viewpoint. In this simulator, the position and 
attitude can be determined digitally through the vehicle 
position computer, or in analog, through the flight position 
computer and the analog flight simulator. Access to vehicle 
data is made through network storage. 
A vehicle moving through the environment described by the 
three-dimensional database has its position and attitude 
referenced to the database origin and coordinate system. The 
aircraft's X, Y and Z position, pitch, bank and heading 
describe the relative difference between the aircraft's own X', 
Y' and Z' axis and the global X-Y-Z axis. Pitch is the angle 
difference between the Zand Z' axis, bank is the angle 
difference between the X and X' axis and heading is the angle 
of rotation difference around the Y and Y' axis needed to align 
X' to X and Z' to Z. 
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To draw the vectors in the database to the point of view 
of the pilot the X-Y-Z and X 1 -Y'-Z' axes must be lined up, The 
translations and rotations needed to align these axes are used 
to translate and rotate every vector in the database. After 
transformation the objects described by the new vectors are 
oriented to the pilot's viewpoint. 
Since the pilot can look only in one direction at a time, 
only those vectors that he can see should be drawn. A viewing 
pyramid is used to represent the volume that the pilot can 
see. A vector which is outside of this volume is discarded. 
Vectors that are on the inside and the outside of the volume 
are clipped at the volume edge and the outside segment is 
discarded. 
The next procedure is to convert the three-dimensional 
vectors into a two-dimensional form that can be drawn on a flat 
surface. The display surface orientation uses the three­
dimensional Y axis for height and X axis for width. The third 
dimension Z is used to scale all of the X and Y vector 
components. Thos� vectors farthest from the viewing window are 
described by having greater Z components. Using this 
information, perspective is added by scaling X and Y components 
inversely with distance. Objects farther away will be smaller. 
6.2 Hardware De5cription 
The scene computer followed the standardized processor 
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design described in Chapter 3. The computer features are shown 
in Figure 6. 1. 
MC68000 microprocessor 
64 kbytes of RAM 
32 kbytes of EPROM 
16-bit high speed integer multiplier
Two serial ports
16-bit programmable parallel port
16-bit port
Network interface
ALBATROSS operating system
Figure 6.1: Scene computer features 
On the scene processing card the programmable parallel is 
used to conununicate to the graphics computer. Data 
transactions contain line drawing commands and two-dimensional 
X-Y coordinates of the lines to be drawn.
The second 16-bit port was used to communicate with the 
analog flight simulator during the network debugging stage. 
This port is no longer used as the flight position computer 
interfaces with the analog flight simulator, placing flight 
data into network storage. 
6.3 Software Description 
The scene graphics software has undergone many revisions 
since its development for ADSL's first flight simulator (1]. 
Some portions of it remain, but most of it has been altered 
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substantially. Understanding and describing the program flow 
is difficult; therefore, an outline of the program is given in 
Figure 6.2. The purpose of this description is to help future 
vehicle simulator students to understand how this software 
works. Detailed information on the algorithms used are 
contained in the comments of the scene generation program, 
which is available at ADSL [7]. 
The first step in the scene generation process is knowing 
where the vehicle is and which direction the pilot is looking. 
The flight parameters and the viewing direction are obtained 
from the network storage card. Heading and the viewpoint 
location are modified to reflect the viewing direction. 
The next step consists of determining the distance from 
the origin to the vehicle and using that distance to translate 
all of the vectors in the database. Then, a rotation matrix 
based on the pitch, bank and heading values is created. 
Multiplying each vector by the rotation matrix forms a new 
vector that has the pilot's viewpoint perspective. 
Some vectors will not be in the pilot's field of view and 
will need to be removed. Otherwise, the graphics hardware will 
waste time manipulating vectors that will not be displayed. 
The field of view is defined by a viewing pyramid. The tip of 
the pyramid starts at the pilot's eye and expands outward onto 
the database, pointing in the pilot's direction of view. 
Vectors lying entirely outside the viewing pyramid will be 
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1. Initialize all registers and variables.
2. Get vehicle attitude, position and status from
network storage.
3. Determine distance from the vehicle to the origin
(for Step 6).
4. Create a vector rotational matrix from pitch, bank
and heading data (for Step 7).
5. Get a vector from the database.
6. Translate the vector by the distance to the aircraft.
7. Rotate the vector into the pilot's viewpoint by
multiplying the vector with the rotation matrix.
8. Clip the vector with viewing pyramid.
9. Convert the vector to two dimensions and add
perspective.
10. Store the vector in an erase list (for clearing the
display buffer in Step 15).
11. Send the vector to graphics processor.
12. Repeat Steps 5 through 11, until all vectors in the
database have been processed.
13. Issue a frame buffer switch command (display the new
picture).
14. Issue a line erase command to the graphics processor.
15. Send the vectors from the previous erase list (see
Step 10).
16. Issue a line draw command to the graphics processor. 
17. Loop to Step 2; repeat the above process.
Figure 6.2: Scene generator program outline 
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discarded. Vectors running through the pyramid will be clipped 
at the intersections with the pyramid. 
At this point, the vectors define a picture from the 
pilot's field of view. However, the vectors are still three­
dimensional and require a conversion in order to be displayed 
on a flat surface. The conversion used is one that adds 
perspective by scaling the X {east-west) and Y (height) 
components inversely with Z (north-south) distance. Vectors 
farther away from the pilot will be smaller. 
Now, the two-dimensional vectors describe the scene and 
are stored in one of two drawing buffers. The other buffer 
contains the previously drawn vectors. The two buffers 
correspond to the two frame buffers in the graphics processor. 
Only one buffer is multiplexed at a time to the display 
circuitry. Drawing is done on the hidden buffer, but before 
the new vectors are drawn the old ones are erased using the 
draw list associated with that buffer. Recall that a vector 
draw list is kept for each scene. Next, the new vectors are 
copied to the frame buffer and when the drawing is done the 
hidden bufier becomes the viewing buffer and vice versa. 
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CHAPTER 7 
GRAPHICS COMPUTER 
7.1 Design Considerations 
The graphics computer receives the start and end points of 
two-dimensional vectors from the scene computer and calculates 
all the intermediate points to be turned on in the frame 
buffer. The graphics driver card and frame buffer were built 
for the first flight simulator [1] and modified for use in this 
thesis. A description of the hardware and software has been 
included to make this thesis a complete report on the vehicle 
simulator. 
7.2 Hardware Description 
The graphics computer followed the common processor design 
as described in Chapter 3. The design features are listed in 
Figure 7.1, and the schematics are listed in Appendix A.6. 
MCSBOOO microprocessor 
16 kbytes of RAM 
32 kbytes of EPROM 
Two serial ports 
16-bit parallel
Frame buffer port
Network interface
ALBATROSS operating system
Figure 7.1: Graphics computer features 
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7.3 Software Description 
The software from the first flight simulator [1] was 
modified to run on the new graphics computer. The program is 
explained in detail 1n the comments of the program listing, 
which is available at ADSL [7]. A brief program description 
follows·. 
The graphics software receives drawing instructions and 
line vectors from the scene computer. The instructions include 
line draw, line erase and screen erase. The command format is 
listed in Figure 7.2. The X-Y start and end positions describe 
Command description 
Set ALU function 
Set draw line mode 
Set erase line mode 
Draw line 
Exit draw line mode 
Erase screen 
Switch display and work page 
Command 
Dec 
27,13 
27,13,14 
27,13,3 
27,29 
65535 
27,12 
27,16 
code 
Hex 
lB,D 
lB,D,E 
lB,D,3 
lB, lD 
FFFF 
lB,C 
lB, 10 
Figure 7.2: Graphics unit command codes 
the start and end locations of the lines to be displayed 
on the raster scan screen. The scene computer generates 1024 
pixels in the horizontal or X direction and 768 pixels or lines 
in the Y direction. -However, the frame buffer has half that 
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resolution. Therefore, the graphics software scales· down the 
scene reslolution by one half. 
After the command interpreter is set in line draw mode by 
the scene computer, the line vectors are sent in an X-start, 
Y-start, X-end, Y-end format. The pixel memory map has 64 
bytes per horizontal line, making up 512 pixels in the X 
direction. There are 384 of these lines in the Y direction. 
Pixel mapping starts in the lower left-hand corner and moves to 
the right to 512 and moves up to 384. 
Graphics software determines the X and Y magnitudes of 
each vector and uses the larger for an incrementation limit 
when drawing a line. The smaller magnitude is divided by the 
larger, creating a fractional incremental unit. The drawing 
starts at the X-Y start position, and the axis whose magnitude 
is greatest is incremented or decremented by one, depending on 
drawing direction, until the end position is reached. The 
fractional incremental unit of the smaller axis is summed each 
time the large axis is incremented. When the incremental sum 
of the smaller axis is greater than one, the smaller axis is 
incremented or decremented by one, depending on the drawing 
direction, and the incremental sum is decremented by one. The 
process is continued until the larger axis has been spanned. 
At that point the smaller axis will be at its end position or 
within one pixel of its end position and the line drawing 
process is finished. 
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There are two ways to clear a screen of lines. The first 
method is to have the scene computer send a screen erase 
command. This causes the graphics software to clear each byte 
of frame buffer memory. A second method involves erasing each 
line in the buffer. A line erase command sets the graphics 
unit into a line erase mode. Lines sent to the graphics 
computer erase pixels in the frame buffer, instead of drawing 
lines. Generally, the line erase procedure is faster for 
removing lines from the screen than erasing the entire buffer. 
However, it requires that a list of the lines drawn be kept for 
each buffer in order to erase them. 
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CHAPTER 8 
ELECTRONIC FLIGHT INSTROMENTATION SYSTEM 
8.1 Design Considerations 
An aircraft's instrument panel contains a vast amount of 
visual information spread across a large area. Visual scanning 
can become very tedious and exhaustive on a long flight and can 
become obstructive in critical situations. Much of the 
information presented to the pilot is only needed during 
certain portions of the flight. While other information, such 
as engine temperature, is needed only if there is a 
malfunction. 
Electronic Flight Instrumentation Systems (EFIS) were 
developed to ease the pilots work load. Simply put, EFIS is a 
display device that presents an overlay of the important flight 
instruments to the pilot on a single display screen. The 
display format can be optimized for the particular aircraft and 
pilot. The EFIS improves the information interface between the 
plane and pilot, because only important flight information and 
anomalies are displayed. If the pilot prefers a custom display 
or if he wants to track questionable parameters he can 
reconfigure the display output. 
The EFIS display can be projected on the aircraft 
windshield, creating what is known as a Heads Up Display (HUD}, 
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which allows the pilot to monitor flight information while 
looking outside of the aircraft. This feature is particularly 
useful for aircraft landings or during air combat situations. 
The ADSL's first version of EFIS was developed during 
1985 [9], [10]. It was composed of three sections: an EFIS 
computer, a vector generator and a vector scan display device. 
Information displayed on EFIS was drawn with line segments, 
described by two-dimensional vectors. Software running on the 
EFIS computer generated the beginning and ending positions of 
each line and sent them to the vector generator. From there X­
y ramp voltages and a blanking signal were formed for driving 
the display device. An oscilloscope configured in an X-Y-Z 
mode was used for visual display; the Z input was used for 
blanking and the X-Y input corresponded to horizontal and 
vertical drive. When the first EFIS unit project was 
completed, a static demonstration instrument display pattern 
was produced on the oscilloscope. 
The 'EFIS was incorporated into the vehicle simulator by 
replacing the original EFIS computer with the network EFIS 
computer and by modifying EFIS software. The result was a 
dynamic display reflecting the status of vehicle. Data about 
pitch, bank, heading, altitude and airspeed were obtained from 
network storage and projected on the EFIS screen. 
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8.2 Hardware Description 
The processing computer follows the common processor 
design described in Chapter 3. Its features are listed in 
Figure 8.1. 
MC68000 microprocessor 
16 kbytes of RAM 
32 kbytes of EPROM 
Two serial ports 
16-bit parallel port
Network interface
ALBATROSS operating system
Figure 8.1: EFIS computer features 
The vector generator receives 8-bit vectors and 3-bit 
vector tags from the EFIS computer through a 16-bit parallel 
port. The X-Y vectors are latched in X-start, Y-start X-end, 
and Y-end registers. The output of each register is converted 
to an analog voltage. A switching network prepares a capacitor 
in an X-ramp generator with the X-start voltage, and it charges 
a capacitor in the Y-ramp generator with the Y-start voltage. 
Next, the blanking signal (Z input to the oscilloscope) is 
inverted, turning the drawing beam on. Then, the switching 
circuit connects the X-Y end point voltages to the respective 
ramp generators creating an X-Y ramp voltage for the display 
output. When the capacitors in each ramp generator have 
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charged to the vector end point, the blanking circuit becomes 
active and the drawing beam is turned off. 
An oscilloscope is used as the vector scan display device. 
The X-Y scaling and offset adjustments are done with scope gain 
and de offset, respectively. 
8.3 Software Description 
Two sets of EPROMs have been created for the EFIS 
computer. The first set contains EFIS vector generating 
software only. The second set of EPROMs contain EFIS software 
and the ALBATROSS operating system. New EFIS display patterns 
can be down-loaded and tested with the second set of EPROMs. 
The vector generating EFIS software has three functions: 
get flight data from network storage, develop a vector display 
pattern correlated to the current flight data and send the two­
dimensional vectors to tbe vector generator for display. 
Getting flight information from the network and handing vectors 
to the vector generator are simple I/0 �rocedures, since both 
ports are memory mapped. 
is a bit more difficult. 
However, generating a display pattern 
Pitch and bank horizon lines and the 
compass overlay -are described in polar notation. Bank, pitch 
and heading values of the airplane provide angular offsets into 
the display algorithm, thereby correlating the display picture 
with the aircraft's attitude. Rate of climb (ROG), airspeed 
(AS), altitude and heading display vectors are described in 
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Cartesian coordinates and are correlated to the position and 
airplane status information located in network storage. 
Detailed information on the display algorithms is 
contained in the vector generator program listing that is 
available at ADSL [7]. 
- ---------------------
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CllAPTER 9 
SOUND IMAGING COMPUTER 
9.1 Design Considerations 
The purpose of the sound imaging computer is to create 
realistic aural cues for the pilot. Whether driving a car or 
flying an airplane many of the cues used for control are aural 
in nature. For example, manual gear changes in a car are done 
by the driver on the basis of engine sound. When flying, a 
pilot has fairly accurate perception of airspeed snd attitude 
on the basis of wind and engine noise. Many of these cues are 
unconsciously used; without them vehicle control is more 
difficult. 
9.2 Hardware Description 
Following the standardized processor design, the sound 
processing card contains the features listed in Figure 9.1. 
MC68000 microprocessor 
16 kbytes of RAM 
32 kbytes of EPROM 
Two serial ports 
Network interface 
Two Commodore 6581 sound generators 
Two 3.5 watt audio amplifiers 
ALBATROSS operating system 
Figure 9.1: Sound imaging computer features 
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To create realistic aural cues a programmable sound device 
(SID), manufactured by MOS Technologies for the Commodore 64 
home computer, was used. This chip contains a three-voice 
sound effects generator. Each channel has its own oscillator 
(0-4 kHz) with programmable waveform generation of triangle, 
sawtooth, variable pulse and noise. Each voice has a Oto 48 
dB amplitude modulator and an envelope generator. The envelope 
generator has an adjustable attack rate, decay rate, sustain 
level and release rate. The sound chip also contains 
programmable filters having a 30 Hz to 12 kHz range, 12 
dB/octave rolloff, low-pass filter, bandpass filter, high-pass 
filter and notch-output filter. 
The ou�put of each of the three voices is summed in the 
SID chip. The output of the SID is buffered externally and 
sent to a volume control. From there the sound is amplified 
and sent to a speaker. The sound imaging computer contains two 
SID chips and two amplifiers for stereo simulation. 
9.3 Software Description 
The current sound software is fairly simple. Flight 
information on airspeed, engine RPM, pitch, bank and altitude 
are obtained from network storage. From these parameters 
scalars are developed to control the different voices on each 
sound chip. Each voice must be programmed for waveform attack, 
decay, sustain and release rates as well as waveform frequency, 
53 
pulse width and waveform type. Volume, filtering and 
synchronization are also programmed. 
Airspeed sounds are created on voice one by selecting a 
noise oscillator with a low-pass filter. The noise oscillator 
frequency and amplitude are proportional to the airspeed. 
Voices two and three create the engine RPM and propeller noise. 
Voice two is set for a square wave and voice three is set for a 
sawtooth waveform. The generators were synchronized to each 
other with voice two at twice the frequency of voice one. 
Frequency rates for voice one ran from 40 to 80 Hz. 
Three_-dimensional sound effects can be created by using 
two sound generator chips. Local monaural sound can be make to 
have a greater sound ambience, or depth, by slight advancing 
and delaying of the sound scalars between each chip. External 
sounds, such as those coming from another vehicle, can have 
three-dimensional realism by controlling their pitch and 
amplitude. For example, if another vehicle passes from the 
left to the right in front of the vehicle being simulated, the 
sound of the other vehicle would start in the left channel and 
cross over to the right. As the other vehicle approaches its 
sound pitch would be higher than its normal pitch due to 
Doppler Shift. As the other vehicle departs its pitch would 
lower. 
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CHAPTER 10 
INSTRUCTOR'S COMPUTER 
10.1 Design Considerations 
Learning to interact with the vehicle is more effective 
when the student's progress can be monitored and analyzed by a 
training instructor. The instructor's computer was developed 
to give the instructor monitoring access to the student's 
vehlcle status and performance, as well as to allow the 
instructor control over environmental elements of the 
simulation. Thus, weaknesses in the student's performance can 
be identified and the training altered to improve proficiency. 
10.2 Hardware Description 
The processing card followed the common processor design 
as described in Chapter 3. Features of the processor are 
listed in Figure 9.1, and the schematics of the processor are 
located in Appendix A.9. 
MC68000 microprocessor 
16 kbytes of RAM 
32 kbytes of EPROM 
Two serial ports 
Programmable timer 
Network interface 
ALBATROSS operating system 
Figure 9.1: Instructor's computer �eatures 
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10.3 Software Description 
At this point, software has been developed to allow the 
instructor access to the network ·and display the current 
vehicle attitude, position and status on the instructor's 
terminal. The software is part of the ALBATROSS operating 
system. Advanced instructor control capabilities can be 
developed and tested in the processor by utilizing the 
downloading features of the ALBATROSS operating system. 
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CHAPTER 11 
COMPUTER NETWORK 
11.1 Design Considerations 
The heart of the vehicle simulator is its computer network 
and network storage card. The network allows high-speed 
processor communication through the network storage card. 
Typically one or two processors write vehicle position, 
attitude and status information into network storage, while the 
other processors read that information from network storage. 
This approach allows the processors to run asynchronously and 
in parallel, enhancing performance and expandability of the 
simulator. 
11. 2 Multibus 
An expanded Intel Multibus I card cage is used for 
networking the processing cards together. The design allows up 
to sixteen network masters and four slaves. If fewer masters 
are used, then the vacant slots may be used by slave cards. In 
order to insure future processor compatibility, Multibus 
specifications were followed (5). However, there are some 
exceptions. The network storage card is set up for word writes 
only. Byte reads are supported, although the full word is 
placed onto the 'bus. Another exception is that the bus data 
is not inverted. This was due to the absence of inverting tri-
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state transceivers in the lab. Anyone adding a Multibus Single 
Board Computer or manufactured Multibus card must invert the 
data written to or read from the bus. 
Bus mastership resolution is needed to prevent a bus 
conflict between two or more processors accessing a slave 
module at the same time. Resolution is accomplished with a 
priority encoder on the network storage card and mastership 
logic on each processing card. The priority encoding circuit 
receives bus requests from all the processing cards and 
determines which processor will be the next master. When the 
current master is finished with the bus 1 it releases the busy 
line. The next computer in line for mastership takes the bus 
when the busy line is free. Once it is the master, the 
processing card signals to the other computers that the bus is 
in use by activating the busy line. The logic for the bus 
request, bus grant and busy is contained on each processing 
card. 
Data transfer rate on the bus is determined by the 
processing card clock speed and mastership resolution speed. 
Currently, all of the processing cards operate at 8 MHz. Bus 
resolution circuitry operates at 8 MHz and requires one clock 
cycle to grant a new master if the bus is free. If the bus is 
busy, then the requesting processor must wait until the bus is 
free. After mastership has been granted, it takes the 
processor five clock cycles to complete a data transfer. The 
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best case data transfer rate on the bus is 16 bits in 6 clock 
cycles or 21.33 megabits per second or 1.33 megawords per 
second. 
Maximum bus usage is proportional to the number of 
processors installed and the frequency of bus access by each 
processor. In calculating the worst case percent usage, the 
following assumptions will be used. The card cage is fully 
populated to 16 processing cards. Each processing card 
transfers 20 words per access and 100 accesses are made per 
second. This results in 16x20x100 transfers per second or 
32,000 word accesses per second. With a bus capable of 
transferring 1.33 million words per second, the percent of 
usage is a very low 2.4 percent. The current usage with 7 
processors transferring 8 words per access is less than one 
percent. 
11.3 Network Storage 
The network storage card is the storage point for vehicle 
parameters and processor status registers. The vehicle 
position computer or flight position computer ylaces physical 
X-Y-Z location, pitch, bank, heading, airspeed and engine RPM
data into network storage, while the scene, EFIS, sound imaging 
and instructor computers read the vehicle data from the storage 
card. Processor control and status data are stored and scanned 
by each processing card on the network. 
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The memory card can be broken down into two sections: the 
storage circuit and the bus priority encoding circuit. Network 
storage features are listed in Figure 11.1 and its schematic is 
shown in Appendix A.10. 
16 Kbytes of RAM 
One wait state memory delay 
Bank selective address decoding 
Data and address bus buffering 
Multibus priority resolution encoder 
Figure 11.1: Network storage card features 
Room was left on the card for future RAM expansion or 
EPROM additions. Network storage can be shifted to another 
address range if required by future additions to the network. 
Through dip switch settings, its 16 kilobyte address space 
storage can be banked into any one of 64 pages of the one 
megabyte Multibus address space. 
An access to network storage is seen by each processing 
card as a normal memory access starting at $302000 and going .to 
$305FFF. The only real difference is that a storage access 
incurs a processor delay while bus mastership is being 
resolved. Access may be granted in as little as one clock 
cycle or as much as hundreds of clock cycles, depending on how 
long it takes for the bus to be released by the other 
processors. 
- -- - - --- ----- -------------------
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The network storage card also contains bus priority 
encoding logic. Its purpose is to determine which processor 
will get the bus next. Sixteen bus request (BREQ) lines, one 
for each processor on the network, are priority encoded and 
then decoded. Only one of the decoded output lines will be 
active at a time, and that line is the bus grant for the 
processor of highest priority requesting the bus. Each 
processing card contains the logic needed to insure single bus 
mastership. 
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CHAPTER 12 
CONCLUSIONS 
The overall goal of this thesis was to develop a modular 
and expandable vehicle simulator based on a high speed multi­
processor network of inexpensive microprocessing components. 
The implicit goal was to make_the simulator a useful 
educational tool for hardware and software development. These 
goals have been reached and an effective and educational 
vehicle simulator, using inexpensive microprocessing 
components, was built and demonstrated. A great deal of time, 
energy and effort went into making this simulator modular and 
expandable. The intent was to make it easier for others to 
incorporate new designs and technologies into the simulator and 
make it an ongoing project for future students. 
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APPENDIX A, SCHEMATICS 
The hardware schematics of the processing and slave cards 
of the vehicle simulator are given on the following pages. 
· · ·---- ----
-··�'••,••
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A.2 Processing Card Design
The processing card schematics are included on the 
following pages. 
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A.3 Vehicle Position Computer
Function 
EPROM 
RAM 
Serial 1/0 
Port one data 
Port two data 
Port one status 
Port two status 
Network I/0 
Network lock 
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Address (HEX) 
$000000-$007FFF 
$100000-$10FFFF 
$200000-$200003 
$200000 
$200001 
$200002 
$200003 
$302000-$305FFF 
$400001 
16-bit parallel 1/0 $500000-$500035 
Port general control register 
Port A control register 
$500001 
$50000D 
$50000F 
$500005 
$500007 
$500011 
Port B control register 
Port A data direction register 
Port B data direction register 
Port A data register 
Port B data register 
Port status register 
Timer control register 
Timer interrupt vector re-gister 
Counter preload register high 
Counter preload register middle 
Counter preload register low 
Counter register high 
$500013 
$50001B 
$500021 
$500023 
$500027 
$500029 
$50002B 
$50002F 
$500031 
$500033 
$500035 
Counter register middle 
Counter register low 
Timer status register 
Analog to digital coverters 
1 
2 
3 
4 
16x16-bit multiplier 
Load X 
Load Y 
Read LSW 
Read MSW 
$600000-$600006 
$600033 
$600035 
$600073 
$600075 
$700000-$700008 
.$700000 
$700002 
$700004 
$700006 
Vehicle position computer memory map 
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A.4 Flight Position Computer
Function 
EPROM 
RAM 
Serial I/0 
Port one data 
Port two data 
Port one status 
Port two status 
Network I/0 
Network lock 
Port two (ATC-510) 
Data write 
Data status 
Data read 
84 
Address (HEX) 
$000000-$007FFF 
$100000-$103FFF 
$200000-$200003 
$200000 
$200001 
$200002 
$200003 
$302000-$305FFF 
$400001 
$600000-$600004 
$600000 
$600002 
$600004 
Flight position computer memory map 
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A.5 Scene Computer
Function 
EPROM 
RAM 
Serial I/0 
Port one data 
Port two data 
Port one status 
Port two status 
Network I/0 
Network lock 
91 
Address (HEX) 
$000000-$007FFF 
$100000-$10FFFF 
$200000-$200003 
$200000 
$200001 
$200002 
$200003 
$302000-$305FFF 
$400001 
16-bit parallel I/0 $500000-$500035 
Port general control register $500001 
Port A control register $50000D 
Port B control register $50000F 
Port A data direction register $500005 
Port B data direction register $500007 
Port A data register $500011 
Port B data register $500013 
Port status register $50001B 
Timer control register $500021 
Timer interrupt vector register $500023 
Counter preload register high $500027 
Counter preload register middle $500029 
Counter preload register low $50002B 
Counter register high $50002F 
Counter register middle $500031 
Counter register low $500033 
Timer status register $500035 
Port two (ATC-510) 
Data write 
Data status 
Data read 
16x16-bit multiplier 
Load X 
Load Y 
Read LSW 
Read MSW 
$600000-$600004 
$600000 
$600002 
$600004 
$700000-$700008 
$700000 
$700002 
$700004 
$700006 
Scene computer memory map 
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A.6
100 
Graphics Computer 
Function Address (HEX) 
EPROM $000000-$007FFF 
Frame buffer $076000-$07BFFE 
RAM $100000-$103FFF 
Serial I/0 $200000-$200003 
Port one data $200000 
Port two data $200001 
Port one status $200002 
Port two status $200003 
Network I/0 $302000-$305FFF 
Network lock $400001 
16-bi t parallel I/0 $500000-$500035 
Port general control registe_r $500001 
Port A control register $50000D 
Port B control register $50000F 
Port A data direction register $500005 
Port B data direction register $500007 
Port A data register $500011 
Port B data register $500013 
Port status register $50001B 
Timer control register $500021 
Timer interrupt vector register $500023 
Counter preload register high $500027 
Counter preload register middle $500029 
Counter preload register low $50002B 
Counter register high $50002F 
Counter register middle $500031 
Counter register low $500033 
Timer status register $500035 
Graphics driver control 
Function register 
Area enable 
Color table 
$600000-$600018 
$600000 
$600010 
$600018 
Graphics computer memory map 
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A.7 EFIS Computer 
Function 
EPROM 
RAM 
Serial I/0 
Port one data 
Port two data 
Port one status 
Port two status 
Network I/0 
Network lock 
108 
Port two (vector generator) 
Data write 
Data .status 
Data read 
Address (HEX) 
$000000-$007FFF 
$100000-$103FFF 
$200000-$200003 
$200000 
$200001 
$200002 
$200003 
$302000-$305FFF 
$400001 
$600000-$600004 
$600000 
$600002 
$600004 
EFIS computer memory map 
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A.8 Sound Imaging Computer 
Function 
EPROM 
RAM 
Serial I/0 
Port one data 
Port two data 
Port one status 
Port two status 
Network I/0 
Network lock 
Sound port 
114 
Address (HEX) 
$000000-$007FFF 
$100000-$103FFF 
$200000-$200003 
$200000 
$200001 
$200002 
$200003 
$302000-$305FFF 
$400001 
$600000-$600039 
Sound imaging computer memory map 
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A.9 Instructor's Computer 
Function 
EPROM 
RAM 
Serial I/0 
Port one data 
Port two data 
Port one status 
Port two status 
Network I/0 
Network lock 
122 
Address (HEX) 
$000000-$007FFF 
$100000-$103FFF 
$200000-$200003 
$200000 
$200001 
$200002 
$200003 
$302000-$305FFF 
$400001 
16-bit parallel I/0 $500000-$500035 
Port general control register $500001 
Port A control register $50000D 
Port B cont·rol register $50000F 
Port A data direction register $500005 
Port B data direction register $500007 
Port A data register $500011 
Port B data register $500013 
Port status register $50001B 
Timer control register $500021 
Timer interrupt vector register $500023 
Counter preload register high $500027 
Counter preload register middle $500029 
Counter preload register low $50002B 
Counter register high $50002F 
Counter register middle $500031 
Counter register low $500033 
Timer status register $500035 
Advanced graphics port 
16x16-bit multiplier 
Load X 
Load Y 
Read LSW 
Read MSW 
$600000-$6FFFFF 
$700000-$700008 
$700000 
$700002 
$700004 
$700006 
Instructor's computer memory map 
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APPENDIX B, FUTURE CONSIDERATIONS 
B-. 1 Hardware Improvements 
There are some areas in hardware that could stand 
improvement. Two of the most important involve speeding up the 
graphics portion of the simulator by improving the performance 
of the scene and graphics computer. At present, the visual 
output of the simulator is limited to line drawings and is 
relatively slow. The scene is composed of a maximum of 30 
polygons made from 166 lines; 18-22 scenes can be drawn per 
second. Scene update rates below 30 frames per second look 
jerky; scene update rates greater than 30 frames per second 
become imperceptible to the eye and make the picture flow look 
smoother. Additionally, more objects need to be drawn to 
improve the scene realism, requiring speed and performance 
improvements in the scene generator and graphics system. At 
present, the processor utilization of the two systems is evenly 
matched. Therefore, in order to improve scene generation 
performance both the scene computer and the graphics system 
must be improved. 
B.1.1 Scene computer multiprocessing
There are several ways to improve the hardware performance 
of the scene computer. The first approach would be to use a 
faster and more powerful processor, increasing throughput by 
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manipulating data faster. Another approach would be adding 
vector or array processing hardware, since the majority of the 
computations are vector in nature. Alternatively, multi­
processing using a group of microprocessors could be employed 
to speed up the scene computation process. 
Of the three approaches suggested the first two have a 
fundamental drawback. Using a more powerful processor or an 
array or vector processor defeats one of the principal goals of 
this thesis: keeping the cost down by using inexpensive micro­
processors. Using a single but faster processor has another 
drawback: no matter how fast it is, it will always have data 
bottleneck. The data must be time shared on a common bus. 
Being able to split the processing jobs to separate proce-ssors 
with each having its own data path would yield better 
performance at a lower cost. Therefore 1 I would suggest using 
a multiprocessor structure composed of many inexpensive 
microprocessors or microc-ontrollers. 
A multiprocessor architecture could be similar to the 
vehicle simulator network. Each processor would have its local 
data path and access to the main storage through a data common 
path. The processors work independently, but on the same job, 
until it is completed. A master processor could be used to 
coordinate and dispatch the jobs to multiprocessors. 
For example, multiprocessing would be used to speed up the 
time-consuming scene generation process of translating, 
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rotating and cl�pping line vectors. High-speed, 16-bit 
microcontrollers could be configured in a multiprocessor 
architecture. The microcontrollers would have multiplication 
and division capabilities as well as having their own program 
sto.r'e and scratch pad memory. Each of the processors would 
connect into a common memory buffer which contains vectors for 
scene processing. 
A master MC68000 processor would run a database vector 
preselection algorithm and place only the vectors in the 
vehicle 1 s viewing space into the common memory buffer. Each 
vector would be tagged and tracked with a processed and 
unprocessed list. A free microcontroller would look into the 
unprocessed vector list and take the next vector from the list. 
Then iL would remove the vector's tag from the unprocessed list 
and perform translation, rotation and line clipping to the 
vector. 
When the conversion process is complete the micro­
controller would put the transformed vector onto a display 
buffer in the order determined by the vector 1 s tag. The 
processed tag list would be updated when each vector has been 
completed. As the processed list grows, the output vectors are 
sent to the graphics system. A queue-holding buffer, emptied 
by an output interrupt from the graphics computer or emptied 
via DMA control, could be used to optimize the scene computer 
and graphics system data transferring time. Ideally, the scene 
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computer would never wait on the graphics computer or vice 
versa. 
B.1.2 Advanced graphics card
Perhaps the weakest point in the simulator is in its 
graphics output display system. It can draw only monochromatic 
lines and it has a rather slow draw rate. The scenes displayed 
are wire frame outlines of the objects in the database. Scene 
output would be more realistic if solid, colored objects could 
be displayed. The graphics system also consumes a large amount 
of rack space. Three cards are used, one for the graphics 
computer, one for the graphics controller and one for the 
graphics driver. Clearly 1 a faster, more elaborate and more 
compact display mechanism is needed. 
With the current level of display technology, the new 
graphics system could be built on one card and eliminate the 
need for a graphics computer. Instead of using a separate 
graphics computer for driving a graphics controller, the line 
drawing algorithm could be done in hardware using advanced 
graphics chips. They would be capable of high resolution, 
high-speed line drawing with area fill and mul tic-olored 
display. Many of the available chip sets are optimized for the 
MCSBOOO microprocessor and DMA interface. The end result of 
the new graphics system would be a high resolution color 
display. The drawing rates would support picture updates in 
137 
excess of 30 frames per second with solid object modeling and 
shading. 
B.2 Software Improvements
The software development for the simulator has taken a 
back seat to hardware development, because of time constraints. 
Naturally, hardware has to be built first. It is the author's 
belief that a relatively small investment in software 
development will yield a large return in simulator performance. 
This is the most exciting stage in the simulator's development, 
because every software improvement shows up immediately. The 
following sections are suggestions on software improvements. 
B.2.1 Interactive multiple vehicle training 
Currently, the simulator is configured for one student 
piloting at a time. However, the hardware will support 
mu1tiple vehicles in an interactive training environment. 
Students would be able to see each other and train accordingly. 
For instance, one student could be in a dog fight with several 
other students. The advantage is that the simulator becomes 
more like the "real world," allowing students to pilot with or 
against other students. 
Information about each vehicle operating on the network 
must be placed into network storage. Each processor would look 
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into network storage and find out where the other students are 
and what type of vehicles they are piloting. The scene 
computer for each student adds a vector description of the 
other vehicles into its scene database. If another vehicle is 
in the student's field of view, then the scene computer draws 
the other vehicle in the correct orientation of the student's 
point of view, Each scene processor would do this, allowing 
each student to see the others. 
The software requirements of this feature are not as 
complex as they may seem. The scene generating program already 
contains the working algorithms needed to place a vehicle in 
the field of the student's point of view. The algorithm only 
needs to have a vector database and the position and attitude 
of the other vehicle. Since network storage access in software 
is trivial, only minor modifications of the scene software are 
needed to implement the multiple vehicle interactive training 
feature. 
B.2.2 Database structure
I would suggest changing the database structure and the 
database access algorithm. Currently, the entire database is 
manipulated for each scene generation process, in spite of the 
fact that only a fraction of the database is seen by the 
student. The rest of the database is discarded by the clipping 
algorithm after it has gone through the time-consuming 
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translation and rotation conversion. 
A better approach would be to organize the database into 
cubes. Each cube would contain the vectors of the three­
dimensional database inside of its volume. A viewing algorithm 
would determine which cubes to process on the basis of the 
viewing direction, attitude, position, distance visibility and 
vector count. The goal is to extract only the vectors needed 
to create the viewing scene and limit the number of vectors so 
that the graphics system does not slow to under 30 FPS. 
B.2.3 Solid object modeling and shading
The current scene software generates wire frame drawings. 
The next logical improvement in the software is adding solid 
object modeling with shading. The scene will become more 
realistic, thus enhancing the simulation. The student will 
develop a better sense of perspective and proportion from a 
scene drawn with solid objects. 
Unfortunately, the current display hardware will not 
effectively support solid object drawing. An advanced graphics 
card will have to be incorporated into the simulator before 
this software will work. The advanced graphics card 1 discussed 
in Section B.1.2 1 would contain the necessary hardware to do 
polygon area fills in the time requirements of the simulator. 
The process of solid object modeling with shading would 
work as follows. Each object in the database is represented 
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with polygons. Associated with each polygon is color and 
solid/nonsolid information. Objects that are solid would have 
their polygons filled in with the base object color and a 
brightness determined by the shading algorithm. 
The brightness of an object's surface depends on its 
orientation to the surrounding light sources. In the case of 
this simulator a frequent light source would be the sun. A 
wall perpendicular to the sun's rays would be brighter than one 
parallel to them. The dot product or the sine of the angle 
drawn between a light ray and a perpendicular bisector of the 
polygons surface gives an indication of the orientation of the 
polygon surface to the light source. A dot product resulting 
in one would represent a dark surface, as it is parallel to the 
sun's rays. A zero dot product represents a bright surface 
looking into the sun. 
The order in which the polygons are drawn becomes very 
important. Hidden surfaces must be drawn first, otherwise the 
hidden object may be drawn over a nonhidden object. A 
te_chnique known as the painter's algorithm [8] could be used to 
prevent this problem. All of the polygon surfaces would be 
sorted in depth. Those farther away from the viewing screen 
would be drawn first. Hidden surfaces would be covered by the 
surfaces closest to the viewer. A better, but more complicated 
approach, would use a hidden line or surface removal algorithm. 
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B.2.4 Hidden line or surface removal
Many of the objects that make it through the viewing 
pyramid clipping process are not seen by the student; they are 
hidden behind other objects. The scene would become more 
realistic and the drawing process would be faster if the hidden 
lines and surfaces were removed before the scene is sent to the 
graphics computer. 
The hidden line and hidden surface detection and removal 
algorithm would have to be efficient. It must run in less time 
than it would take to draw the hidden lines or surfaces. 
Otherwise, it would be pointless t9 add it to the scene 
program. There are many different ways to remove hidden lines 
or surfaces. I suggest exploring the following techniques: 
back-face removal, depth-buffer method, scan-line method, 
depth-sorting method, area-subdivision method and octree 
method [8]. Of these algorithms, the back-face removal method 
may be the best for the simulator. 
The back-face removal algorithm removes surfaces by 
calculating their surface direction. Since each polygon has it 
surface pointing vector determined for shading, the surface 
direction is known. Those surfaces that point away from the 
viewing plane would be removed from the display list, because 
they represent the back or hidden side of an object. 
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B.2.5 Texture mapping 
Often we recognize things more by their texture than their 
shape. Skid marks on the runway, brick versus steel buildings 
and smooth versus choppy water are examples of how texture can 
add definition and realism to the simulation. Adding texture 
enhances the simulation by creating important piloting cues. 
Generally, texture is added by creating texture patterns 
and overlaying them onto the object polygons. The patterns 
must undergo rotation transformation in order to appear in the 
correct position. Texture mapping is done as the last step and 
only to those items that are large enough and in the correct 
position to be seen by the pilot. 
B.2.6 Baze generation
A fact of life to most pilots is that they do not always 
encounter ideal conditions. Often their view is obscured by 
haze from smog or clouds. There are several ways to 
incorporate haze into the simulator. One method is texture 
mapping it over the entire field of view, where the opaqueness 
varies with distance. Another approach is creating a haze 
database and projecting it into the scene in the same manner 
that obJects are projected. Areas of high haze or high cloud 
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density would be placed over the scene objects, blocking them 
from the student's point of view. 
B.2.7 Background traffic
Vehicles rarely have the environment to themselves. 
Anyone driving during rush-hour traffic can attest to that. 
Therefore, moving background vehicles must be added to the 
simulation environment. The traf�ic would follow definite 
pathways or move in a random direction. Either way, the 
simulation is enhanced because the student must be conscious of 
the surrounding traffic in order to avoid a collision. 
To incorporate background traffic into the simulator, I 
would suggest the following. Vehicles, making up the 
background traffic, should be described in a database along 
with their position and attitude information. A positioning 
algorithm would be used to determine the next location and 
orientation of the traffic. In most cases the traffic would be 
moved in position only, removing a rotation sequence. If the 
a,ttitude is changed then the vectors describing the traffic 
must be rotated into the new orientation before being added to 
the main vector database. In any case, only the traffic 
vehicles in the student's field of view would be added to the 
main database for the scene transformation. 
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B.3 System Additions
Hardware additions to the network is not only suggested, 
it is recommended to make the simulator more complete. Ten of 
the twenty card slots in the network are available for hardware 
additions. There are three areas that deserve attention. The 
first is adding a motion-base platform. The .second is adding 
more vehicles to the network by constructing new control 
interfaces. The third is adding a disk storage system. 
B.3.1 Motion-base platform
A motion-base platform is a device that provides vehicle 
motion simulation. The cockpit would be supported by air rams 
that are under microprocessor control. The rams move the 
cockpit platform is six directions: forward/backyard, 
left/right, up/down, pitch, bank and heading. With proper 
motion coordination, the human sense of balance and motion can 
be fooled in to believing that the simulator is moving through 
its environment space, even though the simulator is still 
bolted to the floor. For example, if the cockpit is pitched 
upwards, the student's body, fighting gravity, feels as though 
it is accelerating as in a take off. 
B.3.2 New control interfaces
With a little work and imagination any vehicle could be 
simulated by this system. A helicopter 1 boat, train 1 car, 
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tank, submarine, rocket ship, bicycle, airplane, tractor or 
just about anything you could think of could be simulated, the 
list is endless. A hardware t_o human interface would have to 
be built for each new vehicle added to the network as well as 
developing software to model each vehicle and a scene database 
to describe the world in which the simulator operates. 
B.3.3 Disk storage
Adding a disk storage system to the Vehicle Simulator 
would have many benefits. The scene database could be expanded 
and stored on disk. Only the area around the simulation 
vehicle would be put into RAM. The disk storage system would 
supply new vectors as the vehicle moves out of the local 
simulation area. Another benefit would be being able to record 
the progr-ess of the student on disk. At a later time, the 
student, along with the instructor, could analyze his per­
formance. Additionally, training exercises could be stored on 
disk, creating a bank of learning procedures. 
